

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
11 March 2004 (11.03.2004)

PCT

(10) International Publication Number
WO 2004/020706 A1

(51) International Patent Classification?: C30B 29/36,
H01L 29/12

(SE). MAGNUSSON, Björn [SE/SE]; Konsistoriegatan 20, S-582 34 Linköping (SE). VEHANEN, Asko [FI/FI]; Masurbjörksgränden 14, FIN-02130 Esbo (FI). STEPHANI, Dietrich [DE/DE]; Hans-Birkmayr-Str. 7, D-91088 Bubenreuth (DE). MITLEHNER, Heinz [DE/DE]; Dantigerstr. 1a, D-91080 Uttenreuth (DE). FRIEDRICHSS, Peter [DE/DE]; Trienter Str. 26, D-90475 Nürnberg (DE).

(21) International Application Number:
PCT/SE2003/001309

(22) International Filing Date: 22 August 2003 (22.08.2003)

(25) Filing Language: English

(74) Agent: STRÖM & GULLIKSSON IP AB; Wallenbergs gata 4, S-583 35 Linköping (SE).

(26) Publication Language: English

(81) Designated States (National): JP, US.

(30) Priority Data:
0202585-6 30 August 2002 (30.08.2002) SE

(84) Designated States (regional): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

(71) Applicants (for all designated States except US): OK-METIC OYJ [FI/FI]; P.O. Box 44, FIN-01301 Vantaa (FI). SICED ELECTRONICS DEVELOPMENT GMBH & CO. KG [DE/DE]; Paul-Gossen-Strasse 100, P.O. Box 3220, D-91052 Erlangen (DE).


Published:

— with international search report

(72) Inventors; and
(75) Inventors/Applicants (for US only): ELLISON, Alexandre [FR/SE]; Drabangatan 45, S-582 14 Linköping

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LIGHTLY DOPED SILICON CARBIDE WAFER AND USE THEREOF IN HIGH POWER DEVICES



(57) Abstract: The first object of this invention is a method to fabricate SiC wafers from lightly doped n- or p-type crystals having a quality such that these wafers can be used as the base layer of high voltage power devices. This method enables a lower cost solution than the conventional CVD growth of a thick lightly doped layer on a low resistivity SiC substrate. The second object of the invention is a novel semiconductor structure able to block very high voltages. Instead of using a highly doped substrate, which in the case of a vertical power device represents an unnecessary additional resistance, the device of the invention uses a lightly doped wafer as n-drift zone.

WO 2004/020706 A1

Lightly doped silicon carbide wafer and use thereof in high power devices**Field of the invention**

The invention relates to

- a lightly doped n-type or p-type silicon carbide wafer having a sufficiently low concentration of deep levels originating from either impurities, intrinsic defects or structural defects to enable free carriers injected into such wafer to recombine with a lifetime of interest for bipolar power devices,
- the use of a lightly doped n- or p-type silicon carbide wafer as base region of a high power device structure such as an IGBT with a voltage blocking capability of 15 kV or more.

10

Background and prior art

Currently, the highest breakdown voltages achieved by silicon power devices range from 4.5 to 6.5 kV for IGBTs and GTOs, and 9 to 12 kV for thyristors. The ability of these switching devices to handle higher voltages is today limited by technological factors, such as requirements of serial operations, and by the physical properties of the silicon semiconductor. It is considered that higher voltage (>10 kV) electrical transmission systems would benefit from the higher critical electrical field of the wider band-gap silicon carbide semiconductor. In addition, for an equivalent voltage rating, silicon carbide devices offer the advantages of lower on state resistances and lower switching losses than their silicon counterparts.

An example structure according to the prior art, comprising a lightly doped voltage blocking layer 3 deposited on a SiC substrate 1 is illustrated in Fig. 1. At present, all such voltage supporting SiC layers are epitaxially grown on highly doped off-oriented SiC substrates 1. The established method for growing such layers 3 is the CVD technique carried out at temperatures around 1600 °C. The advantage of the CVD technique lies in its ability to meet the low n- or p-type doping (typically 10^{15} cm⁻³ range and lower) and the high carrier lifetime (several hundreds of nanoseconds) requirements needed for SiC bipolar devices. The main disadvantage of the CVD process lies in its low growth rate and thus high cost for layers thicker than 100 µm. For example, at a growth rate ranging between 5 and 10 µm/h, a 250 µm thick drift zone for a 20 kV blocking layer at $N_D \sim 3 \times 10^{14}$ cm⁻³, the existing CVD processes require growth times as long as 25 to 50 hours.

In the silicon technology, the high cost of epitaxial power device structures has been tackled by using, instead of a thick low doped epilayer grown on a conductive substrate, a low doped silicon wafer as drift zone. The starting wafers for state-of-the-art high power silicon devices are 4 to 6 inch diameter neutron transmuted wafers manufactured from float-zone grown Si crystals. For example, the drift region of a 5 kV switching device uses an approximately 500 µm thick silicon wafer with a doping of 2×10^{13} cm⁻³.

This technology presently limits silicon power devices to voltage handling capabilities to the 10 kV range. A 25 kV silicon device would require the use of a wafer 2 mm thick as drift zone with a doping of 10^{12} cm⁻³ or less and a carrier lifetime of 400 μ s. A silicon carbide switching device would use an order of 5 magnitude thinner drift zone, one to two orders of magnitude higher doping and lower carrier lifetime to achieve the same blocking voltage, while offering the advantages of a lower on state resistance and lower switching losses.

This approach can however not be used with the present state-of-the-art silicon 10 carbide wafers due to the lack of lightly doped, microsecond range lifetime, SiC wafers. SiC wafers are presently available for the use as substrates in the lower range resistivity (n-type, ca. 0.015 Ω cm and p-type ca. 2.5 Ω cm) and in semi-insulating form ($\rho > 10^6$ Ω cm). For the low resistivity substrates, the shallow 15 dopants concentrations (e.g. nitrogen or aluminium) are typically in the 10^{18} cm⁻³ range or higher, whereas semi-insulating substrates contain a higher density of deep levels (intrinsic or extrinsic) than shallow levels (e.g. nitrogen). Neither a low resistivity substrate, which has no reverse voltage supporting capability, nor a semi-insulating substrate, where the free carriers lifetime is less than a few nanoseconds, can thus be used as a drift zone for power devices.

20 Vertical SiC semiconductor power devices fabricated on "low resistivity" p-type substrates exist up to now only in theory since a suitable base material with sufficient conductivity is not available (approx. 8 Ω cm vs. 0,02 Ω cm for n-type material). The reason for this lack can be attributed to the current technology of the 25 most common crystal growth process. The incorporation of aluminum is hard to control in sublimation growth furnaces especially in the case of high doping concentrations. Additionally the ionization energy of all known acceptors in silicon carbide is comparably high. Thus, it is not possible to fabricate an attractive IGBT like structure using a p-type substrate with a n-type drift zone grown by epitaxy. 30 Additionally, also assuming the availability of a suited base material, there are only restricted possibilities to adjust device parameters by lifetime modulation near the backward emitter of a deduced IGBT structure (Fig. 1).

35 Up to know, the realized IBGT structures on epitaxied SiC substrates suffer from unsatisfactory technical parameters. In all cases, the base material was p-type with a very low conductivity. The successful realization of a classical IGBT structure using a MOS Gate seems not to be possible, since in this case the oxide stress is very high and the reliability will be strongly degraded (except using adequate shielding precautions).

40

Purpose and summary of the invention

Material purpose and summary

The object of this invention is to provide a method to fabricate SiC wafers from lightly doped n- or p-type crystals having a quality such that the entire wafer (Fig. 2) can be used as the drift zone of high voltage power devices. This method can provide a lower cost solution than the conventional CVD growth of a thick (>100 5 μm) lightly doped layer on a low resistivity SiC wafer used as substrate for the epitaxy. The invention also enables a new efficient design of SiC switching devices such as IGBTs.

Device purpose and summary

10 The most important advantage of the invention is the possibility to fabricate a semiconductor structure without a low resistivity substrate, which in the case of a vertical power device represents only an unnecessary additional resistance. The whole wafer consists now of a low doped n-drift zone (Fig. 2) able to block very high voltages (larger than 15kV).

15

Brief description of the drawings

20 Figure 1 illustrates a prior-art cross-sectional view of a classical IGBT SiC structure where the thick, lightly doped drift layer having a substantial carrier lifetime, is epitaxially grown on a highly doped p-type SiC substrate.

Figure 2 is a cross-sectional view of a new high voltage IGBT with selectively implanted emitter and junction termination extension at the backside where a N⁻ SiC wafer instead constitutes the drift region having a substantial carrier lifetime.

25

Figure 3 is a SIMS profile of the nitrogen concentration of a lightly doped (N⁻) 4H SiC wafer, showing that the nitrogen concentration is below the detection limit of the measurement.

30

Figure 4 Top: Current-voltage measurement using a Schottky diode contact on an intentionally lightly doped (N⁻) 4H SiC substrate showing n-type conductivity. Bottom: The net carrier concentration measured by capacitance-voltage yields a mean value of $4 \times 10^{14} \text{ cm}^{-3}$.

35

Figure 5 DLTS spectra measured on a lightly n-type doped 4H SiC wafer before and after annealing in hydrogen ambient.
Figure 6 DLTS spectra measured on a lightly doped 4H SiC wafer grown under modified conditions as described in the invention showing a decrease of the Z_{1/2} center concentration after annealing in a hydrogen ambient

40

Figure 7 Time resolved photoluminescence at room temperature decay curves measured on the wafer of figure 6 before annealing, after annealing in argon and after annealing in hydrogen ambients.

Figure 8 is a cross-sectional view of a new high voltage IGBT with implanted emitter and field stop layer where a N⁻ SiC wafer constitutes the drift region having a substantial carrier lifetime.

5 Figure 9 is a cross-sectional view of a new high voltage IGBT with implanted emitter, junction termination extension and anodic short circuit where a N⁻ SiC wafer constitutes the drift region having a substantial carrier lifetime.

Detailed description of the invention

10 Material description

In order to enable a suitable operation in a bipolar device, the drift zone region must meet several requirements. The first one is a low doping, typically a net carrier concentration in the 10^{13} to 10^{14} cm⁻³ range, and a sufficient thickness of the order 100-300 μ m, in order to sustain high voltages.

15

A second requirement is a sufficient lifetime of the carriers injected into the drift region under forward bias so that the resulting conduction modulation allows a high current density. The presence of defect levels within the band gap, acting as recombination centers, will adversely affect the carrier's lifetime. The concentration

20

of efficient recombination centers, such as deep levels which can exchange carriers with both the conduction and the valence band, must therefore be kept as low as required by the desired device performance. Several defects are known to give rise to deep levels in SiC, such as transition metals and intrinsic defects. Certain structural defects such as stacking faults and low angle boundaries must also be

25

avoided as they have been identified as lifetime killers.

The wafers manufactured from silicon carbide crystals grown by the conventional sublimation, or physical vapour transport (PVT) method are at present not pure enough for being useful as drift region in a power device. Even in the highest purity

30

wafers sliced from PVT grown crystals, the nitrogen concentration remains of the order of 5×10^{16} cm⁻³. Furthermore, it has never been possible, to the best knowledge of the inventors, to detect any free carrier lifetime in such wafers, which are therefore only used as substrates for epitaxial growth of layers.

35

One object of the present invention is to provide a method for growing lower doped silicon carbide crystals from which wafers of higher purity and long free carrier lifetime can be manufactured.

40

As described in US patents 5,704,985 – 6,030,6612 and 6,039,812 which teachings are hereby incorporated by reference, a preferred method for growing higher purity SiC crystals is the so-called High Temperature Chemical Vapour Deposition (HTCVD) method. In this vapour phase technique, the silicon and carbon containing source material is supplied by purified gases, as in conventional CVD methods. For

example silane (SiH_4) is used as a silicon precursor whereas a hydrocarbon such as methane (CH_4) or ethylene (C_2H_4) is used as a carbon precursor. The growth of a SiC crystal, or boule, from which wafers of a desired diameter and thickness can subsequently be sliced and polished, is achieved by exposing, for a desired length 5 of time, a SiC seed crystal heated to a temperature above 1900 °C to a continuous flow of source gases. A carrier gas, such as helium, argon or hydrogen, is used to aid the transport of the precursors.

Some of the advantages of the HTCVD technique for the present invention are the 10 use of ultra high purity gases as source material, the ability to optimise the carbon to silicon ratio of the gases mixture and the ability to continuously feed a desired amount of doping source gas. For example, the SiC crystal can be made slightly n-type by introducing a small amount of nitrogen gas into the source gases mixture. The flow rate of the nitrogen precursor can be regulated by the means of mass flow controllers, using for example, a dilution configuration. The technique uses growth 15 temperatures above 1900 °C which enables to grow single polytype crystals on both so-called on-and off-axis seeds. An on-axis seed crystal is here defined as a seed where the surface exposed to the source gases mixtures is parallel within a few tenths of a degree to a crystallographic plane, e.g. the (0001) plane. An off-axis seed crystal has an exposed surface intentionally more than a half degree from a 20 reference crystallographic plane.

As compared to the conventional CVD method, which uses highly doped substrates off-oriented up to 8 degrees to provide a sufficient density of atomic steps, the 25 HTCVD method allows to grow SiC crystals on seeds with substantially lower step densities, using on-axis or only slightly misoriented (1 degree or less) seed crystals. Both on-axis and low-misorientation wafers can be sliced and polished from such crystals. The use of such wafers as voltage blocking layer of high power devices has the advantage of reducing electrical field anisotropy effects.

30 Although the invention is illustrated for the growth of the 4H polytype, or crystal lattice variant of the silicon carbide crystal, it is clear that the method can also be used to grow lightly doped crystals of other polytypes, such as for example 6H, 15R or 3C. The method is illustrated for crystals grown along, or near to, the c-axis of the crystal lattice. It may also be applied for crystals grown along other directions, 35 as for example the a-axis directions such as $[11\bar{2}0]$ or $[10\bar{1}0]$ or any direction in-between the c- and a-axis of the SiC crystal lattice.

Although a preferred method is described to illustrate the feasibility of the 40 invention, persons skilled in the field may modify the invention while still realising the same type of results. In particular the experimental values of the carrier lifetime are to be understood as not limited to the examples given below, which can be improved by modifying the invention.

In a first embodiment, the invention concerns a novel method to prepare lightly doped SiC wafers in which free carriers injected by, either operating a device manufactured upon these wafers, or by optical excitation, recombine with a certain rate. The first embodiment concerns the growth of a SiC crystal with a determined 5 low n- or p-type doping followed by a post-growth thermal treatment of either the crystal itself or of the wafers sliced from this crystal.

According to the invention, the n- or p-type doping is obtained by an accurate 10 control of the background doping combined with the introduction of a dopant gas, such as nitrogen, so that the dopant atoms concentration in the crystal is below 5 \times 10¹⁵ cm⁻³, and preferably in the 10¹³ to 10¹⁴ cm⁻³ range. As shown in Figure 3, the nitrogen concentration in a 4H crystal grown according to the invention is below 15 the detection limit of analytical measurement such as SIMS. Wafers sliced and polished from such crystals exhibit n-type conductivity with a net carrier concentration in the 10¹⁴ cm⁻³ range (Fig. 4).

According to the invention, the lightly doped crystal is grown by a pure vapour 20 phase method as the HTCVD technique, at a growth rate higher than 100 μ m/h. The invention may however as well be carried out by growing the crystal by a method combining the use of pure gas precursors with a Si and C containing source material in a solid or liquid state, as described for example in US patent no. 6,048,398, which teachings are hereby incorporated. It has in particular been found that, in order to obtain n-type SiC wafers where the carrier lifetime can optically be measured, it is necessary to decrease the concentration of impurities such as 25 transition metals (e.g. V, Ti, etc.), compensating acceptors (e.g. B and Al). This requires the selection of materials preventing the release of intentional impurities into the crystal during the growth process and the use of purification techniques for both the carrier and the precursors gases used during the growth process. In particular the carbon precursor is preferably chosen to be the methane, which can 30 be manufactured at higher purity grades than other hydrocarbons and can further be purified in-situ by gettering devices. A further finding of the invention is that the growth parameters and crystal cooling rate shall be adjusted so that the density of intrinsic defects acting as recombination centres is kept low and that the remaining intrinsic defects can be annealed out. For example, using the teachings of the 35 patent application SE 0103602-9, the growth conditions can be adjusted so that the as-grown crystal contains silicon vacancies. It was in particular found that the concentration of silicon vacancies could be decreased by an annealing treatment of such crystals. Alternatively, the growth conditions may also be chosen so that for example carbon vacancies are present in the as-grown crystal.

40

As an example of an earlier known method for producing a silicon carbide single crystal according to the HTCVD technique of the prior art mentioned and

incorporated into this description by reference, the following process steps are mentioned:

- Introducing a flow of silicon and carbon atoms containing gases into an enclosure,
- Heating the enclosure containing a seed silicon carbide crystal to a temperature

5 above 1900 °C, in such a way that the temperature of the seed crystal remains lower than the temperature at which it would decompose under the partial pressures of the Si and C containing species introduced into the heated enclosure,

- Maintaining the flows of silicon gas and carbon gas and the temperature above 1900 °C for a sufficient time so that a bulk crystal is grown,

10 - Introducing into the crystal, during the time of its growth, a flow of a dopant to make the crystal either n- or p-type,

- cooling the crystal down from the growth temperature to room temperature at a rate sufficiently slow to decrease the concentration of intrinsic levels below the concentration of shallow impurities acting as dopants,

15 - choosing the carbon containing gas to be a hydrocarbon from the group of methane, ethylene and propane and

- choosing the silicon containing gas from the group of silane, a chlorosilane compound and a methylsilane compound.

20 The following examples illustrate the conditions identified to meet the light doping and the lifetime requirements of the invention.

Example 1

A SiC single crystal of the 4H polytype was grown in a HTCVD furnace with an average growth rate of 400 µm/h. A small nitrogen flow was added to the silane, ethylene and carrier gas flows fed into the furnace to provide a light n-type doping. Wafers were sliced and polished from this crystal and analysed using the Capacitance-Voltage (C-V), Deep Level Transient Spectroscopy (DLTS), Secondary Ion Mass Spectroscopy (SIMS) and Time Resolved Photoluminescence (TRPL) techniques. The CV and DLTS measurements were identified as not being possible to perform on these wafers due to compensation of the nitrogen donors by at least one deep level. SIMS measurements revealed a Ti contamination at a concentration of $3 \times 10^{15} \text{ cm}^{-3}$, whereas other impurities such as B, Al and V had at least one order of magnitude lower concentration. TRPL measurements performed on such wafers, 35 either after polishing or after annealing at 1600 °C for 1 hour, showed a decay time less than the detection limit of the experimental setup (< 5 ns), making such wafers not appropriate for the purpose of this invention.

Example 2

40 The growth system was modified to suppress Ti contamination into the growing crystal by selecting components preventing release of unwanted impurities, such as transition metals, into the growth atmosphere. A low-doped n-type 4H SiC crystal was grown in conditions comparable to those in the previous example. The Ti

concentration in this crystal was decreased to $5 \times 10^{13} \text{ cm}^{-3}$. DLTS measurements on as-polished wafers from this crystal showed however the presence of deep levels located at about 0.66 eV and about 1.5 eV from the conduction band with concentrations of $4.5 \times 10^{15} \text{ cm}^{-3}$ and $3 \times 10^{15} \text{ cm}^{-3}$, respectively (Fig. 5). The carrier lifetime, measured by TRPL on the same substrate, was less than 5 ns. The wafer was subsequently annealed for 1 hour at a temperature of 1600 °C in a hydrogen ambient. The concentration of the deep levels identified by DLTS in the as-polished wafers was drastically reduced after the annealing (Fig. 5). TRPL measurement also showed that recombination of free carriers with an optical lifetime of approximately 10 20 ns was observed in the hydrogen annealed wafers. This result can be interpreted as an anneal or a passivation by hydrogen species of intrinsic defects present in the wafer and acting as efficient recombination channels. Intrinsic deep levels such as the silicon and the carbon vacancies, and the silicon antisite, which can act as lifetime killers, have for example been identified in semi-insulating SiC crystals 15 (patent application nr. SE 0103602-9).

Example 3

The findings of the previous examples were taken into account by modifying the growth conditions to reduce the concentration of intrinsic defects grown-in in the 20 crystal. In this example, the input C/Si ratio of the ethylene/silane gas mixture was increased. Fig. 6 shows that wafers sliced and polished from such a crystal have a substantially lower concentration of the deep levels identified by DLTS at 1.5 eV, but a similar concentration of the $Z_{1/2}$ level. Upon annealing at 1600 °C in either an hydrogen or an argon ambient, the concentration of both deep levels is decreased, 25 as in the previous example (Fig. 6). The carrier lifetime of the substrate annealed in an hydrogen containing ambient was however increased by a factor 3, to ca. 60 ns (Fig. 7). The carrier lifetime of another wafer cut from the same crystal and annealed in a pure argon ambient however remained below the detection limit of the TRPL system.

30 It is understood that the teachings of the first embodiment of the invention can be used and improved to further increase the value of the lifetime measured by the optical decay in TRPL to values up to several microseconds to satisfy the current density needs of devices with blocking voltages of 15 kV and above. It is also 35 understood that the lifetime values measured optically may differ from the ones extracted from a bipolar device. The invention however teaches a first method to increase the lifetime value in lightly doped SiC crystals as claimed below.

Device description

40 In a second embodiment, the invention proposes a high power bipolar device structure using a lightly doped wafer, manufactured according to any of the embodiments of the invention

The invention solves the problem of a high resistive substrate by using low doped wafer as a drift zone, which can simultaneously serve as a mechanical support for the device structure. Such a wafer can be grown by an on-axis process described in the first embodiment. For a thickness exceeding approximately 150 μ m, the material 5 will have a sufficient mechanical stability for further processing steps. Now, the emitter can be implemented from the backside by ion-implantation into the masked or unmasked backside surface (Fig. 8 and 9). This implantation can be optimized in order to obtain an emitter efficiency and minority carrier lifetime especially adjusted for the application demands. Additionally, the implementation of a planar junction 10 edge termination at the backside of the wafer in order to get a reverse blocking device becomes possible using simple process steps (Fig 2). The here presented disclosure provides the opportunity to fabricate single switching devices able to block very high blocking voltages, which in silicon can be realized only by using serial connection of switches what requires a complicated control circuit. (Example 15 SiC : 250 to 280 μ m thick drift zone, $N_D - N_A = 3 \times 10^{14} \text{ cm}^{-3}$, 20kV blocking voltage).

The most important advantage of the here presented solution is the possibility to fabricate a semiconductor structure without a substrate, which in the case of a 20 vertical power device represents only an unnecessary additional resistance. The whole wafer now consists of a low doped n-drift zone, able to block a very high voltage (larger than 15kV). Furthermore, the backward emitter can be carefully designed via ion-implantation into the wafer backside. This can be carried out 25 selectively with or without an additional field stop region. By implementing a junction termination extension at the backside emitter, reverse blocking devices are possible. A further advantage is the possibility to irradiate the backward pn-junction locally in order to adjust the minority carrier lifetime. The adjustment of the structures at the wafer backside to the controlling cells at the front side can be 30 easily performed using large gap objectives for lithography since the SiC wafer itself is transparent for visible light. Thus, the adjustment can be performed with respect to alignment marks at the front-side. Additionally the HTCVD process provides the possibility to carry out an on-axis growth. Therefore, negative influences from anisotropies of the electrical breakdown field, e.g., can be minimized or excluded.

35 **Example**

Non limiting example.

Figure 9 shows a cross section of a postulated new IGBT structure using a lightly doped n- substrate as the active device layer.

40 The N⁻ wafer should be doped according to the desired blocking voltage of the device. The minimum thickness of the layer is given by the ability of the technology to handle thin wafers. Assuming state of the art processes, this limit can be found around 150 μ m. However, future developments can shift this thickness to lower

values. Into the drift zone the p-well base region_5 is implanted, diffused or created by selective epitaxial growth. The depth of this layer can range from some nanometers to several micrometers, depending on the used technology. The doping can vary between $1 \times 10^{16} \text{ cm}^{-3}$ up to values higher than 10^{20} cm^{-3} . Typically it lies in 5 the range of some 10^{18} cm^{-3} and 10^{19} cm^{-3} . The spacing between the p-wells can range from some μm up to $100 \mu\text{m}$. At the surface of the N- wafer and within the p-well, the n-type_source region is located. The distance between the source region and the edge of the p-well at the surface defines the channel length of the device and can be between $1 \mu\text{m}$ and up to $100 \mu\text{m}$, typically for power devices are values 10 around 2 to $4 \mu\text{m}$. The source region is formed by a region of n-type conductivity with a doping higher than used for the p-region, typically above 10^{19} cm^{-3} . At the periphery of the device a JTE (US patent 5,712,502) is implemented. Above the channel region with a certain overlap over the source region and completely overlapping the spacing between the p-well, the gate oxide is located. As the gate 15 oxide, all common thin film isolators like silicon dioxide, silicon nitride or other novel dielectrics can be used. Typical for power devices are approx. 80nm thick silicon dioxide layer, thermally grown or deposited. As the gate material, a highly conductive material like a metal, a metal silicide or polysilicon can be used. This gate is electrically isolated from the large area front side emitter contact. This 20 contact layers are usually formed by thick metals like Aluminum or others. The layers above the p-well (oxide, gate electrode) act as a control region. At the backside of the structure, the collector contact regions can be found. This collector contact can be placed over the whole area opposite to the active region (p-wells) or can be spaced by small areas with ohmic contacts to the lightly doped wafer. The 25 collector region (backside emitter) is of opposite conductivity to the lightly doped wafer, its doping exceeds the doping of the wafer. Typical values are between 10^{17} cm^{-3} and 10^{19} cm^{-3} . For the depth and forming of this layers the rules for the p-well apply. The width and spacing will be choosing in the range of some μm or more in order to ensure in the blocking case a sufficient shielding effect while maintaining 30 injection in the forward direction. For reverse blocking, a JTE corresponding to the JTE at the front side can be implemented. The layers at the backside can be aligned to the front side structures due to the transparent SiC wafer. This is an important advantage compared to Silicon solutions. Additionally, the backside structure can be formed by selective doping directly in the surface due to the fact that the whole 35 wafer acts as the active zone of the device.

Claims

1. A uniform silicon carbide single crystal with either an n-type or a p-type conductivity, **characterized by** that the crystal has a net carrier concentration less than 10^{15} cm^{-3} and a carrier lifetime of at least 50 ns at room temperature.
5
2. The silicon carbide crystal according to claim 1, wherein dopants conferring said n-type or p-type conductivity to the crystal are either shallow donors, comprising nitrogen, or shallow acceptors, comprising aluminum.
10
3. The silicon carbide crystal according to any one of claims 1 and 2, wherein the crystal is provided in the form of a wafer being sliced from an originally produced crystal.
15
4. The silicon carbide crystal according to claim 3, wherein the crystal is provided as a polished wafer.
20
5. The silicon carbide crystal according to claim 3, wherein the surface of the crystal is either off-oriented towards a Miller index direction with an off-axis angle less than 1 degree or on-axis, that is parallel to a Miller index plane.
25
6. The silicon carbide crystal according to any one of claims 3 to 5, wherein said wafers have a thickness that exceeds 100 μm and preferably exceeds 150 μm .
30
7. A method for manufacturing a silicon carbide single crystal according to claim 1, comprising the steps of:
 - growing a silicon carbide single crystal, wherein:
35
the intrinsic defects in the crystal are minimised and
said intrinsic defects comprising silicon vacancies or carbon vacancies and
 - annealing, for a desired time, said crystal at a temperature above 700 °C in an atmosphere containing any of the gases:
40
hydrogen,
a mixture of hydrogen and an inert gas
so that the density of intrinsic defects and any associated defects is decreased to a concentration low enough to confer to the crystal a desired carrier life time of at least 50 ns at room temperature.

8. The method according to claim 7, further comprising the step of: slicing and polishing a wafer from said crystal before the step of annealing the crystal.
- 5 9. The method according to claim 7, further comprising the step of:
 - slicing a wafer from said crystal.
10. The method according to claim 9, further comprising the step of :
 - polishing said wafer.
- 10 11. The method for growing said single crystal of silicon carbide according to claim 7, wherein the method further comprises the steps of:
 - Introducing a flow of silicon and carbon atoms containing gases into an enclosure,
 - Heating the enclosure containing a seed silicon carbide crystal to a temperature above 1900 °C, in such a way that the temperature of the seed crystal remains lower than the temperature at which it would decompose under the partial pressures of the Si and C containing species introduced into the heated enclosure,
 - Maintaining the flows of silicon gas and carbon gas and the temperature above 1900 °C for a sufficient time so that a bulk crystal is grown and
 - Introducing into the crystal, during the time of its growth, a flow of a dopant to make the crystal either n- or p-type.
- 20 12. The method according to claim 11, wherein the crystal is cooled down from the growth temperature to room temperature at a rate sufficiently slow to decrease the concentration of intrinsic levels below the concentration of shallow impurities acting as dopants.
- 25 13. The method according to claim 11, wherein the carbon containing gas is a hydrocarbon chosen from the group of methane, ethylene and propane.
- 30 14. The method according to claim 11, wherein the silicon containing gas is chosen from the group of silane, a chlorosilane compound and a methylsilane compound
- 35 15. A semiconductor device comprising:
 - a drift zone of a first conductivity type serving as a substrate layer having a front side and a back side,
- 40
 - a first contact electrode arranged at the front side of the drift zone

a control region arranged at the front side and controlling an injection of carriers of at least the first conductivity type into the drift zone

5 a second contact electrode at the backside of the drift zone

whereas the drift zone is arranged to carry a carrier flow between the first and the second contact electrode

characterized in that,

10 the drift zone consists of a silicon carbide wafer with a net carrier concentration less than 10^{15} cm^{-3} and a carrier lifetime of at least 50 ns.

15 16. The device according to claim 15, wherein the control region is comprising:

15 at least two base regions of a second conductivity type with a predetermined depth, being arranged at the front side surface within the drift zone and being separated by a space;

20 a source region of the first conductivity type located at the front side surface and within the base regions of the second conductivity type ;

25 a channel region arranged at the front side surface within the base region comprising the source region and arranged between the source region and an edge of the base region;

30 a gate electrode for controlling the channel region; and

a gate insulation region for electrically separating the gate electrode from the channel region.

35 17. A device according to claim 16, wherein the gate insulation region is located above the channel region with an overlap over the source region and completely overlapping the space between the base regions.

18. A device according to claim 16, wherein the first electrode is an emitter electrode with an ohmic contact common to the source region and the base region and being electrically isolated from the gate electrode.

40 19. A device according to claim 15, wherein the first electrode is an emitter electrode extending over the whole front side of the drift zone

20. A device according to claim 15, wherein the second contact electrode is a collector electrode forming a layer arranged on the surface of the backside of the drift zone.
- 5 21. A device according to claim 15, wherein a collector region is located at the backside surface within the drift zone.
22. A device according to claim 21, wherein the collector region is forming an ohmic contact with the second electrode.
- 10 23. A device according to claim 21, wherein the collector region is of a second conductivity type.
- 15 24. A device according to claim 21, wherein the collector region is extending over the whole backside of the drift zone and being provided with a field stop region.
- 20 25. A device according to claim 21, wherein the collector region is divided into several units spaced by small areas. The second contact electrode is forming an ohmic contact common with each collector unit and the drift zone or the field stop region within the drift zone.
- 25 26. A device according to claim 15, wherein the backside of the drift zone is provided with a junction termination extension for reverse blocking.
27. A device according to claim 15, wherein the front side of the drift zone is provided with a junction termination extension for forward blocking.
- 30 28. A device according to claim 15, wherein the front side of the drift zone is provided with alignment marks in order to align the structures provided on the backside of the drift zone with the structure on the front side
29. A device according to claim 15, wherein the device is an IGBT.
- 35 30. A device according to claim 15, wherein the silicon carbide wafer has a surface forming the front side or the back side surface of the drift zone and being off-oriented towards a Miller index direction with an off-axis angle less than 1 degree.
- 40 31. A device according to claim 30, wherein the surface of the silicon carbide wafer has an on-axis orientation.




FIG. 1




FIG.2

3/9




FIG.3

4/9





FIG.4




FIG.5




FIG. 6




FIG. 7





FIG. 8



INTERNATIONAL SEARCH REPORT

International application No.
PCT/SE 03/01309

A. CLASSIFICATION OF SUBJECT MATTER

IPC7: C30B 29/36, H01L 29/12

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7: H01L, C30B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-INTERNAL, WPI DATA, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category* | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|-----------|---|-----------------------|
| A | Akira Itoh et al Christal Reviews in Solid State and Materials Sciences, 22(2):111-197 Singel Crystal Growth of SIC and Electronic Devices see whole document -- | 1-31 |
| A | US 6030661 A (OLLE KORDINA ET AL), 29 February 2000 (29.02.00) -- | 1-31 |
| A | J.R. Jenny et al Optical and electrical characterization of boron impurities in silicon carbide grown by physical vapor transport J. Appl. Phys 79 (5) 1 march 1996 -- | 1-31 |

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance
 "E" earlier application or patent but published on or after the international filing date
 "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
 "O" document referring to an oral disclosure, use, exhibition or other means
 "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

3 November 2003

07-11-2003

Name and mailing address of the ISA/
Swedish Patent Office
Box 5055, S-102 42 STOCKHOLM
Facsimile No. + 46 8 666 02 86

Authorized officer

Daniel Moe/MN
Telephone No. + 46 8 782 25 00

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 03/01309

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

| Category* | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|-----------|--|-----------------------|
| A | <p>M. Trivedi et al Dept. of Elec. Engg. & Comp.Sci University of Illinois at Chicago IEEE 1998 Hight Temperature Performance Limits of IGBT Modules</p> <p>---</p> <p>-----</p> | 1-31 |

INTERNATIONAL SEARCH REPORT
Information on patent family members

06/09/03

International application No.
PCT/SE 03/01309

| Patent document cited in search report | Publication date | Patent family member(s) | Publication date |
|--|------------------|-------------------------|------------------|
| US 6030661 A | 29/02/00 | NONE | |